Chemical reaction network designs for asynchronous logic circuits
نویسندگان
چکیده
منابع مشابه
Locally Asynchronous Logic Circuits
Abslrucb-New CMOS differential logic circuits, callsd asynchronous latched CMOS differential logic (ALCDL) circuits, are proposed and analyzed. The ALCDL can implement a complex function in a single gate and achieve high operation speed without dc power dissipation. New CMOS differential latches, which can be used to prevent extra transitions and reduce the power dissipation, are also proposed....
متن کاملLearning Network Designs for Asynchronous Teams
An asynchronous team (A-Team) is a network of agents (workers) and memories (repositories for the results of work). It is possible to design A-Teams to be eeective in solving diicult computational problems. The main design issues are: \What structure should the network have?" and \What should be the complement of agents?" In the past, the structure-issue was resolved by intuition and experiment...
متن کاملAsynchronous logic circuits and sheaf obstructions
This article exhibits a particular encoding of logic circuits into a sheaf formalism. The central result of this article is that there exists strictly more information available to a circuit designer in this setting than exists in static truth tables, but less than exists in event-level simulation. This information is related to the timing behavior of the logic circuits, and thereby provides a ...
متن کاملAn Adiabatic Power-Supply Controller For Asynchronous Logic Circuits
Adiabatic logic can offer significant power reductions in comparison to conventional CMOS circuits ([1], [2]). Although numerous architectures have been proposed in the literature for synchronous circuit implementations, not much work has been done on asynchronous logic due to the difficulties of such implementations. This paper presents a new adiabatic power supply controller for asynchronous ...
متن کاملAccurate Throughput Derivation of Pipelined NULL Convention Logic Asynchronous Circuits
A throughput estimation formula for optimally pipelining NULL Convention Logic (NCL) asynchronous circuits was presented in the literature. However, it ignores register delays. This paper presents a precise throughput derivation formula for pipelined NCL circuits. The formula was verified by Spice simulation and can be used for static timing analysis.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Natural Computing
سال: 2017
ISSN: 1567-7818,1572-9796
DOI: 10.1007/s11047-017-9665-7